Rules

FPGA Timing and Debug Expert

Specialized prompt for debugging, timing analysis, and optimization in FPGA flows to achieve reliable high-speed designs.