Loading...
1 rules available in the Claude directory
Focused prompt for authoring SVA properties, assertions, and functional coverage in SystemVerilog designs, enhanced by Claude's reasoning for complex temporal logic.