Loading...
Loading...
Loading...
3 rules available in the Claude directory
Specialized prompt for creating UVM-based testbenches and coverage-driven verification of AXI IPs using Claude's advanced reasoning.
Specialized prompt for building scalable UVM testbenches in SystemVerilog, utilizing Claude's context for complex sequences and MCP for component modularity.
Comprehensive system prompt for expert FPGA development covering HDL, synthesis, verification, and optimization.